Abstract-The matched filter (MF) is known as the fastest method for acquisition of DS-CDMA signals. Power consumption of the MF is a key issue for realizing multimedia hand-held terminals. We proposed a new Analog Matched Filter using Sample-and-Hold (S/H) circuit, which performs correlation between an input signal and a filtering coefficient employed for modulation in fully analog domain, eliminating the need to Analog-to-digital (A/D) conversion, so reduces power consumption and chip area. Simulation results reveal that the proposed circuit dissipates 2.3 mW power consumption at a chip rate of 16.7 MHz with 3.3 V power supply for 15 taps configuration. The proposed analog architecture could improve the performance of mobile terminals.
INTRODUCTION
For the Direct Sequence Code Division Multiple Access (DS-CDMA) system of spread spectrum communications used in the most recent cellular phones, it is important to acquire initial synchronization with transmitter soon after starting operation, and to track it at low power consumption [1, 2] . The Matched Filter is one of the devices that perform such a function. Many types of Matched Filters are studied for spread spectrum demodulation operating at high frequencies and/or low power consumption [3] [4] [5] .
The DS-CDMA transmission section is illustrated in Fig. 1 and the signal, actually broadcast from transmitter, is shown in Fig. 2 . Transmitted signal is modulated by Pseudorandom Noise (PN) code sequence with Phase Shift Keying (PSK). In order to demodulate a transmitted signal and to decode the original data correctly, a Matched Filter can be used to calculate the correlation function between a received signal and the PN code. The fundamental operation of this Matched Filter is described by:
where x(n) is input signal, y(n) is correlation output, n is the number of taps usually 16 and 128, and a i is the PN code. a i is generally a i ∈ {−1, +1}, which represents Binary PSK(BPSK) demodulation. Equation (1) shows that the correlation peaks when received signal is synchronized with PN code at the receiver. Using this correlation peak, the receiver acquires and tracks synchronization from which information signal is detected and decoded. Among various methods available to perform function of Equation (1), digital-based operation is used in many cases. We proposed a new Analog Matched Filter using Sample-and-Hold (S/H) circuits. The circuit performs correlation operation in fully analog domain, eliminating the need to Analog-to-Digital conversions, so reduces power consumption and chip area.
FUNDAMENTAL ARCHITECTURE

Digital Matched Filter
A conventional structure of Digital Matched Filter is shown in Fig. 3 . This type of Matched Filter first performs conversion of the received analog signal into digital data with a high-performance high-speed A/D converter [6] [7] [8] . Then it forwards the digital data to registers one by one in accordance with every PN code chip time. The total correlation value is computed by summing up the products between digital data held in registers, D n , and PN code set in the other registers, a n .
One of the major issues in the Digital Matched Filter is the fact that it requires a high-performance A/D converter, to reduce bit error rate. Thus, power consumption and chip area is increased.
Analog Matched Filter
In contrast to the conventional Digital Matched Filter, we proposed a new processing scheme as shown in Fig. 4 . A received signal is processed as analog value and the data shift register is made up of S/H circuits. An appropriate analog circuit is used for operation part. The proposed structure requires only one signal line without A/D converter. Thus, chip area becomes small and the power consumption is reduced. 
PROPOSED CIRCUIT DESIGN
Main part of an actual circuit and timing diagram are shown in Fig. 5 and Fig. 6 , respectively.
In Fig. 5 , the input signal applied to V IN is forwarded one by one to the following stages by S/H circuits synchronizing with the clock. Past n chip values of the received signal are stored as charges in the hold capacitors of the S/H circuits.
The stored charges at hold capacitors are summed up separately according to the sign of the PN codes with turning on switches Φ 3 . The resulting positively and negatively weighted charges are given at the V OU T + node and V OU T − node, respectively. Equation (2) is obtained from the charge conservation properly, assuming the initial charge of each capacitor is set to zero [4] . One can show that Equation (1) and Equation (2) are equivalent:
This equation says that the weight of each stage can be controlled with the capacitance of S/H circuits. Since the weights are either +1 or −1 in spread spectrum communications, all the capacitors can be designed to have the same capacitance value; a n = 1 for the weight +1; and a n =0 for −1.
The circuit performs Equation (2) so correlation value is output to V OU T for every chip timing. Operation principle of the proposed circuit is shown in Fig. 7 , and described as follows: (1) The capacitor C 1 charged up to an input signal voltage V IN .
The charged stored in the hold capacitor C n−1 is sampled and transferred into the capacitor C n of the next stage, for data shifting. (2) The charge stored in C n is sampled and held by C n for preserving signal from the following destructive operation. (3) The charge stored in C n is read out and put into either V OU T + or V OU T − nodes according to the sign of a n ; V OU T + for a n =1; V OU T − for a n =0. Correlation values are provided as V OU T , after previous steps. The hold capacitor is used not only for the holding signal but also for the summing operation.
DESIGN CONSIDERATIONS
Parasitic Effect
The behaviour of the circuit read out V OU T + , V OU T − can be explained by taking into account the parasitic capacitance of the circuit. Fig. 8 depicts the equivalent circuit when parasitic capacitance is taken into account. The value of the parasitic capacitance varies depending on how the capacitor is implemented [9] . C jp is introduced to model the depletion capacitance of poly silicon. As voltage coefficient of capacitors is approximately 20-200 ppmV −1 , the effect of C jp negligible small. Top plate parasitic capacitance due to interconnect at capacitor is usually small, i.e., at the order of 1/100 of C n . However, capacitance at the node of top plate, which is caused by junction capacitance of switching circuit, is relatively large i.e., about 20%-30% of C n and has high voltage coefficient.
The nonlinearity of the source and drain junction capacitances associated with the transistor switches, which are voltage dependence as follow, (2), (c) Interval (3) (a n = 1), (d) Interval (3) (a n = 0). where C P 0 is the depletion at V P = 0. These capacitances can introduce errors in the sampling process that generate an extra noise component to the correlation process [10] [11] [12] . To minimize this effect, the sampling capacitor can be increased and/or the switch sizes decreased. Doing either of these increases the settling time constant
, where R switch is the on-resistance of the holding mode switch so there is a trade off between operating bandwidth and nonlinearity error. The switch sizes (W/L) and sampling capacitor (C n ) values are chosen to keep the charge injection error of switches (0.3 µV) are negligible small.
Noise
The CMOS analog matched filter using S/H circuit has one noise source [13] . This source is the noise power of a single sample due to sampling the thermal noise of the input switches which is given as
where k = Boltzman's constant and T is temperature in Kelvin. This noise voltage of 0.2 mV is very small compared to the other signals' code noise. 
SIMULATION RESULTS
HSPICE simulation proposed circuit was performed utilizing a 2poly, 3metal, 0.35 µm, CMOS process. In the simulations cascade op-amp was used for a high frequency characteristic, and a high voltage gain. The size of each capacitance was set up to 0.2 pF. With the input signal shown in Fig. 9 , we can expect output has a peak when input signal and PN code are synchronized. Fig. 10 shows that a peak value is obtained every 15 chips of output signal that the proposed circuit performs the desired Matched Filter operation. Simulation example of correlation peak from analog matched during acquisition is shown in Fig. 11 . The code sequence of interest is tested at each bit position along the data pattern. When every bit of the code sequence corresponds to the data pattern a perfect match occurs and a correlation peak is obtained. From the simulation example, when the desired (preselected) waveform is present in the data that are input to matched filter, the matched filter compress most of the energy of that waveform into a small slot of time, allowing signal detection. We summarized the simulation result in Table 1 . The Analog Matched Filter circuit would achieve 2.3 mW power consumption at a chip rate of 16.7 MHz with 3.3 V power supply for 15 taps configuration. Layout of the circuit is in Fig. 5 with 15 taps configuration, is shown in Fig. 12 . the chip area was 0.25 mm 2 .
Comparison with proposed Analog Matched Filter with other work is shown in Table 2 . The values in the parentheses are calculated assuming the same number of taps, the same frequency, and the same power supply voltage. Accordingly to this simulation, the proposed circuit achieves a small area and low power consumption relatively. Power consumption could be reduced further with a careful optimization of cascade amplifiers. 
CONCLUSION
We proposed a new Analog Matched Filter using S/H circuit. The circuit performs correlation operation in fully analog domain, eliminating A/D conversion, so reduces power consumption and chip area. HSPICE simulation proposed circuit was performed utilizing a 2poly, 3metal, 0.35 µm, CMOS process. The simulation result shows that the proposed Analog Matched Filter would achieve 2.3 mW power consumption at chip rate of 16.7 MHz with 3.3 V power supply for 15 taps configuration. The layout of the circuit has been made with 15 taps configuration. The chip area was 0.25 mm 2 . The proposed circuit achieves a small area and low power consumption relatively.
